Towards automated reformulation of specications

نویسندگان

  • Marco Cadoli
  • Toni Mancini
چکیده

Several state-of-the-art systems and languages for constraint solving adopt a clear separation between the specification of a problem and its instances. Some of them additionally perform a limited form of reasoning on the spec, with the goal of choosing the most appropriate solver. In this paper we propose a more sophisticated form of reasoning on problem specs, with the goal of reformulating them so that they are more efficiently solvable. To this end, we present a reformulation technique that highlights constraints that can be safely “delayed”, and solved afterwards. Our main contribution is the characterization (with soundness proof) of safe-delay constraints wrt a syntactic criterion on the spec, thus obtaining a mechanism for the automated reformulation of specs applicable to a great variety of problems, e.g., graph coloring and job shop scheduling. Another contribution is a preliminary experimentation on the effectiveness of the proposed technique, which reveals promising time savings.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Towards a Reformulation Based Approach for Efficient Numeric Planning: Numeric Outer Entanglements

Restricting the search space has shown to be an effective approach for improving the performance of automated planning systems. A planner-independent technique for pruning the search space is domain and problem reformulation. Recently, Outer Entanglements, which are relations between planning operators and initial or goal predicates, have been introduced as a reformulation technique for elimina...

متن کامل

Verifying Consistency and Validity of Formal Specifications by Testing

Detecting faults in specications can help reduce the cost and risk of software development because incorrect implementation can be prevented early. This goal can be achieved by verifying the consistency and validity of specications. In this paper we put forward specication testing as a practical technique for verication and validation of formal specications. Our approach is to derive proof obli...

متن کامل

Formal Verication of Behavioural Vhdl Specications : a Case Study

This paper addresses the problem of formally verifying VHDL descriptions. More precisely, we check the correctness of a VHDL architecture w.r.t. another architecture of the same entity. Both of them are translated into recursive functional forms, and the proof of their equivalence is realized by means of the Boyer-Moore theorem prover. Our methodology is illustrated by a signi cant example that...

متن کامل

Semi-automatic Transformation from Formal Specifications to Programs

As model-based formal methods (e.g. VDM, Z) are becoming popular for the development of safety-critical and complex systems in industry, automatic transformation from formal specications to programs is an ideal and ecient approach to software p r oduction. However, it is impossible in general for this transformation to be fully automatic, because of the language of rst order logic used for spec...

متن کامل

Automatically improving constraint models in Savile Row

When solving a combinatorial problem using Constraint Programming (CP) or Satisfiability (SAT), modelling and formulation are vital and difficult tasks. Even an expert human may explore many alternatives in modelling a single problem. We make a number of contributions in the automated modelling and reformulation of constraint models. We study a range of automated reformulation techniques, findi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003